Forum | Russian | FAQ | SiteMap | Contact Us








12345678910111213141516

Resume 2

Kumar Verkar

Objective:

Seeking challenging position as senior Software Engineer/ Design Engineer in the field of design/development where there is a lot of scope to develop my knowledge, potential and skill.

REFERENCES Available upon request

Educational Details :

Masters in Technology M.Tech. in Computer Science from Computer Science Dept.--University of Pune India .
Bachelor in Engineering B.E. in Electrical Engineering from Govt. Engineering College-Bilaspur India .

Technical Proficiency :
  • Technology/Protocol : DWDM, CWDM, SONET OC-192, OC-48 based product , k-56 Modem v.90
  • OS : VxWorks, WINDOWS NT, WINDOWS CE, DOS, UNIX, LINUX
  • Languages : C, C++, VC++6.0, ASSEMBLY, FORTRAN, PASCAL
  • TOOLS/ Platforms : VxWorks shell, DiskOnChipflash , LEX, YACC, SOFTICE,STAR-TEAM PROFESSIONAL 3.0, DDK/SDK, WBT
  • Hardware Platform : MPC8260, m68k, x86, Cyrix MediaGx
Work Experience :

Got more than five years of experience in the area of Systems Architecture, Design and Software development, mainly on--

  1. Optical networking/fiber optics based product DWDM, CDWM, SONET OC- 192/48 .
  2. Device Driver VxWorks, WINDOWS NT, WINDOWS CE and proprietary RTOS mainly for telecomm card.
  3. Thin client WBT- Windows Based Terminal based on WIN CE.
  4. Configuration management, performance monitoring, flash handling/management, SNMP, TRAP/ALARM management, user interfaces and applications.

Here are the companies I worked on:

  1. Working from June 2000 to till date in Merrento Networks as a Software engineer in the Engineering group. Merrento Networks is an Optical networking company which provides end to end Metro and Regional solutions by providing DWDM solutions for various access/protocols Ethernet, ESCON, Fiber channel etc.
  2. Worked from August 1999 to May-2000 in Waxonet Communications as a software engineer grade-II/design engineer in the system group. Waxonet is optical networking sub-system company. This company is in development of optical networking ASIC s using their proven CoreCell based ASIC development methodology with focused on Access/Metro and Core market.
  3. Worked from july-1998 to July 1999 in SwitchUp Networks as a software Engineer in the system development group. SwitchUp Networks is a system development Software Company.
Fields of work:
  • Requirement and system design analysis.
  • Detail design high level and low level software design .
  • Implementation/development with close interaction with marketing and system/architectural group.
  • Detail interface design and implementation with various modules/groups.
Project Profiles:

1. Merrento Networks:
1.1 CWDM MUX/DEMUX.
1.2 Automatic power equalization using OPM Optical Performance Monitoring .
1.3 SONET Performance Monitoring:
a. SONET PM for OC-192
b. SONET PM for OC-48
2. Waxonet Communications:
2.1 Chip Modeling to verify the functionality and constraints.
2.2 Development of NT based driver for the SONET/ATM based chip.
3. SwitchUp Networks:
Windows based Terminal thin client development for remote computing based on WINDOWS CE.

1. Merrento Networks Project profiles:

1.1 CWDM MUX/DEMUX 4-Channel :

This is the current project I am into-the idea is to provide a cheaper transport solution to the edge/access market/customers using CWDM technology. It supports protocol like Fiber Channel, ESCON, Ethernet, SONET/SDH OC-3/12/48 , and Fast Ethernet.

Responsibility: Design and implementation.

Mainly worked on k-56 modem v.90. All the SFP Small Form Factor and GBIC Gigabit Interface Controller using I2C protocol, diagnostic routines, configuration management and flash handling.

Team size: Three
Status: Completed.
Platform: MPC8260, VxWorks 5.4, C, Tornado 2.0, Tornado shell Tools

1.2 Automatic power equalization:

The idea is to automate the power equalization problem during ADD/DROP, MUX/DEMUX and Amplification to eliminate/minimize the manual intervention. This can be achieved by distributed software, which monitors all the related data per channel and attenuates per channel.

My role was focused on Optical Performance Monitoring OPM . It involves:
  1. Accumulation, analysis, processing and storage of all the data and passing this information to the Node controller periodically.
  2. Configuration management, database management, PM processing conformity with GR-253 , flash handling.
  3. SNMP interface, TRAP/ALARM handling.
  4. User interface and applications.
Platform: m68k, Legacy Proprietary RTOS, WMU3000, VOA.
Team size: Three.

Responsibility:
  1. Design and Implementation.
  2. Close interaction with the NMS, Marketing group and system design/architecture group to achieve/maintain the conformity of GR and various requirements.
Status: Completed.

1.3 SONET Performance Monitoring PM :

The goal was to develop transponder based on SONET OC192 and OC48 and also to do performance monitoring i.e. to monitor the health of the NE Network Element and to take appropriate actions and also to maintain static s/history of all the events/parameters, which will act like a STE Section Terminating Equipment in accordance with BELLACORE GR-253 requirement.

Responsibility:
  1. Managing/leading the firmware part of the project.
  2. Close interaction/active participation to maintain the Conformity between MRD Marketing Requirement Doc , System design/architecture including GR-253 , NMS and firmware.
  3. Design and Implementation of the firmware.

The firmware functionality includes:

  1. SNMP interface, configuration management, flash management, driver for the PM chip, database management.
  2. PM management that includes data both analog and digital i.e. from SONET header Accumulation, Analysis/processing, Storage and synchronization between various PM activities.
  3. Synchronization with NMS Network Management System for various activities fault management, data collection etc.
  4. GR-253 implementation for STE PM, TRAP/ALARM processing.
  5. User interface and applications.
Platform : m68k, Legacy Proprietary RTOS, AMCC INDUS chip.
Team size : One firmware part .
Status : Complete.

2. Projects in Waxonet Communications:

2.1 Chip Modeling: Modeling of WindowMaker for OC-48 TM Traffic Manager :

The WindowMaker suppose to make a list of cells/packets to be transmitted to the scheduler which then sends those cells/packets by using TDM Time Division Multiplexing .Our target was to model/simulate it to check it s functionality and also to check the real-time constrain, if any, in terms of time/memory.

My responsibility was to design it model it in terms of c++ classes/functions using SystemC tool.

Actually we replaced all the modules of WindowMaker by a set of con-current processes c++ functions-supported by SystemC , all the processes interact by signals through ports supported by SystemC .

SystemC is a modeling tool provided free by a joint effort by major EDA-companies like-Synopsys, Frontier and Coware.

Platform : NT/VC++ 6.0, SystemC
Language : C++
Team size : Two
Duration : Three months.
Responsibility : Design-part
Status : Completed

2.2 DEVELOPMENT OF NT DRIVER for SAR622:

SAR622 stands for Segmentation Assembly and Reassembly SAR at a speed of 622 mbps. This is a PCI based memory mapped device, which takes ATM cells and assemble them in to packets and reassemble packets in to ATM cells. The idea is to validate the functionality of the SAR622.

My role was focused to develop the driver for SAR622, which basically does two main functions:
  1. Handle the device specific part Interrupt, initialization etc.
  2. To give access to the higher layer software test engine etc. to validate the functionality at a higher layer and make it more general in nature.

As far as device driver is concern this PCI card contains more than one device in the card SAR,TC and PCI to LOCAL BRIDGE , so there are three ISR s Interrupt Service Routine and DPC s Deferred Procedure Call to handle the interrupts for each three devices. This driver handles issues like sharing of ISR s for multiple card and multiple processors using spin lock .

Responsibility : Design, Implementation, Debugging and Testing of the driver.

H/W Platform : X86-based platform
S/W Platform : Windows NT 4.0/DDK
TOOLS : DDK, Softice for debugging , Numega Debugging tools like DriverAgent and DriverWorkbench
Team size : One
Duration : 6 months
Status : Completed and working.

3. DEVELOPMENT OF THE WINDOWS BASED TERMINAL WBT SwitchUp Networks

This is a Windows Based Terminal development thin client project for remote computing. This is a diskless m/c,the m/c boots through flash memory and the loader loads the WinCE image from flash to system memory and then transfers the control to the WinCE O.S.

The localized protocol handles only mouse movement, keyboard, display etc. All other things are done in the server. The client interacts with the server by well-defined protocol like Citrix ICA, Microsoft RDP.

I worked mainly on the following specific projects:
  1. Flash Management, configuration management, and database management.
  2. Drivers based on Windows NT and Windows CE .
  3. Debugging and testing.
  4. User interface and applications.
  5. Porting of existing citrix ICA 3.0 thin client protocol driver 16-bit - only the Display part on Cyrix MediaGx 32- bit client .
Server : Widows NT 4.0 Terminal Server Edition-Beta2
Client : Windows CE 2.10 Diskless with Flash memory and Cyrix MediaGx processor
H/W Platform : Cyrix MediaGx Advance Processor with DiskOnChip flash memory.
Platform / : WBT Windows Based Terminal -Windows CE 2.10 , Citrix
Tools Metaframe Server: Microsoft Terminal Server 4.0- Beta-2 with DOS client, Boot Developer Kit BDK of M-Systems , 32-bit client interface for DOS SDK for ICA DOS32 clients .
Language : C, C++ , VC++.
Duration : One Year
Team size: Two.

Projects during M.Tech. Course:

M.Tech. Project :

Title : Retargeting of GCC from 386 to Pentium

Platform : Unix/C
Target : Retargeting the gcc GNU C AND C++ Compiler from 80386-unix to 80586-linux platforms, so that it would support all the Pentium instructions and features of Pentium such as Super Scaler Architecture.

Description : Super Scale Architecture can be taken care of by analyzing whether the Two instructions are pairable i.e. independent or not. By changing the files related with m/c description and rtl appropriately we can support All the instructions of Pentium. Changes of Target Describing Macros Which describe all the features of target m/c, which does not fit in to the schemes of m/c description file can be done appropriately.

Team Size : One
Duration : 6 month

Extra-Curricular Activities :

  • Chairman of Jaycess Club Engg. College Branch during 1992-93.
  • Won Intra-University Chess Competition.


12345678910111213141516